

FIG. 1




FIG. 2





FIG. 3

TRANSMITTED BITS: 1000010000		
DATA BIT #	RECEIVED AT 302 0--N	OUTPUT AT 304 0--N
0	1000010000	1000010000
1	0100001000	1000010000
⋮	⋮	⋮
N	0010000100	1000010000

FIG. 4

FIG. 5



TRAINING PATTERNS: 1000000100000001000000...	
RECEIVED PATTERNS:	
AT 1ST INPUT	 1000000100000001000000...
AT 2ND INPUT	0100000010000000100000...
AT 3RD INPUT	00100000001000000010000...
AT 4TH INPUT	100000001000000001000000...
	 111213

FIG. 6

CONTENTS OF:	
REGISTER 700	1000000 0100000 0000001 1000000 <div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div> 7 BIT TIME INTERVALS
REGISTER 701	
REGISTER 702	
REGISTER 703	

FIG. 7A

CONTENTS OF:	
REGISTER 700	0100000 0010000 1000000 0100000 <div><div></div><div></div><div></div></div> 3 BIT TIME INTERVALS
REGISTER 701	
REGISTER 702	
REGISTER 703	

FIG. 7B

COLUMN 0 COLUMN 6	
CONTENTS OF:	↓ ↓ ↓ ↓
REGISTER 800	1000000
REGISTER 801	0100000
REGISTER 802	0000001
REGISTER 803	1000000
BIT-WISE OR	1100001 (RESULTANT LOGIC VECTOR)

FIG. 8A

ARRAY	
ROW 0	1100001 (RESULTANT LOGIC VECTOR)
ROW 1	11110000
ROW 2	0111000
ROW 3	0011100
ROW 4	0001110
ROW 5	0000111
ROW 6	1000011

FIG. 8B

FIG. 9A

BEFORE ROTATION	
REGISTER 700	1000000
REGISTER 701	0100000
REGISTER 702	0000001
REGISTER 703	1000000

FIG. 9A

AFTER ONE ROTATION	
REGISTER 700	0100000
REGISTER 701	0010000
REGISTER 702	1000000
REGISTER 703	0100000

FIG. 9B





FIG. 10

FIG. 11






FIG. 12




FIG. 13